An optical parallel quaternary signed digit (QSD) two-dimensional array multiplier based on digit-decomposition (DDP) representation and duplication-shifting-superimposing algorithm is proposed in this paper. The multiplication operation is done in three steps; one for partial products generation and the other two steps perform accumulation to find the DDP planes of the final result array. QSD multiplication and addition rules are used to obtain a newly derived equations which are suitable for easy optical implementation using basic optical tools. Finally, simulation results are presented to validate the successful of the multiplication operation. 
Introduction
To fulfill the theories of the new technologies that require very high speed, there is a need to ultrahigh speed processing devices. Optical parallel processing has been used by the researchers for data processing and used this technology in various purposes such as image processing, data computing, control systems, etc [1, 2] . The use of light in the optical processing systems leaded to many advantages such as high speed and the parallelism [3] . Also in these systems, the light signals can pass through each other without interacting or influencing the data carried by.
Digital computer systems are suffered from the carry propagation that might appear in the intermediate steps of arithmetic operations because of its sequential operation. The carry propagation made the processing time depends on the length of the numbers under processing. This problem was solved by proposing many optical techniques which performed the parallel arithmetic operations in constant processing time independent of the length of numbers.
These optical computing techniques were established using many parallel algorithms in order to perform the arithmetic operations [4, 5] . One of a common technique used in optical parallel arithmetic operations is the "Signed-Digit number systems" (SD) [6] . Also, parallel optical logic gates had been suggested to process large amounts of data in parallel and in speed of light [7] . In SD arithmetic, many works have been suggested for manipulating the addition and multiplication processes based on various optical schemes for processing SD data in parallel. A parallel optical modified SD (MSD) two-dimensional (2D) array multiplier using digit-decomposition plane (DDP) representation method has suggested in [8] . Also, a synthetic correlation-based parallel trinary SD (TSD) multiplier has designed in [9] . Recently, a parallel QSD multiplier using symbolic substitution (SS) technique is proposed in [10] .
In this paper, parallel optical 2D array multiplier for quaternary SD (QSD) number is suggested. The process is based on DDP representation technique. A newly derived equations have been derived which are suitable for optical implementation using basic optical tools. Finally, a simulation example is introduced to verify the multiplication operation.
SD Numbers
The decimal number can be represented in SD number form as:
where D is the decimal number, i x is the i-th digit of SD number,
r is the radix of SD number system, and n is the number of digits in SD number.
The common used values of r are {2, 3, and 4}. Table (1) shows the three SD number systems which had been widely used. Note that, -1, -2, and -3 will be denoted by 1, 2 , and 3 , respectively.
Table (1):
The three SD number systms.
The redundancy feature of SD numbers made it very powerful to implement an optical parallel arithmetic unit with carryfree or carry-limited processing [11] . Note that a higher radix r of the SD number system gives a large range of numbers with fewer SD digits comparing with the binary number system that will require a large number of binary digits to offer a large range of binary numbers].
DDP Optical Coding Methods
The SD numbers are represented in different methods. The coding methods depend on pixel assignment to the SD numbers.
Mostly, two values of transparencies, opaque (dark) and transparent (white), are assigned in order to code the SD numbers by special arrangement of these two pixels.
DDP representation has proposed by Hongxin Huang and et.al. [8] . It is an extension for bit-plane representation method [12] . DDP representation can be applied to code large 2D data arrays of SD numbers.
In this paper, an expansion for the MSD DDP coding method performed in Ref [9] has been successfully applied to implement QSD number. The proposed scheme uses 7 DDP planes (DDP 3,2,1,0, 3 , 2 , 1
). Figure 1 shows example for QSD data arrays coded by DDP scheme. It is noted that the coding is done according to the following rule, if the (i,j)-th digit in the 2D QSD numbers array equal to 0 (1, 2 , 3 , 1, 2 , and 3 ), then the corresponding (i,j)-th pixel of the DDP-0 (1, 2 , 3 , 1, 2 , and 3)plane will be transparent (white) and the corresponding (i,j)-th pixels of all the other planes will be opaque (dark). 
Multiplication Scheme
The multiplication process is based on DDP representation technique and the duplication-shifting-superimposing (DSS) multiplication algorithm [13] . Generally, the SD multiplication operation takes in two parts. The first part is the optical system that generates the DDP planes of the partial product array in parallel. In this part, logical formulas that represent the SD multiplier rules will be derived depending on the parallel SD multiplication rules. Then, these logical formulas are combined with the DSS algorithm principles to form n channels operating in parallel to generate n partial product arrays, each one as DDP planes, simultaneously. In the second part, an accumulation operation of the n partial product arrays to find the DDP planes of the final result array is performed. Therefore, an optical parallel two-step QSD array adder is used as tree adders.
QSD Multipliers System Operation
Two M× N× n SD data arrays A (multiplicand) and B (multiplier) are coded as DDP planes. These DDP planes form the logical formulas of the SD multipliers in the n channels of the DSS algorithm. Each channel generates one partial product array k PP , and all channels are operated in parallel. So, a total of n k PP s are generated simultaneously.
The whole system operation (see Fig. 2 ) is described in the following steps: 1. Double each pixel in the DDP planes of A and B arrays horizontally to be M× N× 2n DDP planes.
2. Replicate the doubled DDP planes, which are used in the logical formulas of the SD multiplier, n times but with proper shift operation explained in step 3.
3. The doubled DDP planes of the k-th channel, where 1 , 2007 n is even number, and 4. Now, these doubled and shifted DDP planes are used to construct the logical formulas of the SD multiplier. The SD multiplier has n channels, the k-th channel are used the logical formulas with doubled and shifted DDP planes that are shifted according to k. From the experimental results, the final result array Z will be represented as M× N× (2n+ β ) DDP planes where the symbol β represents a numerical value {0,1,2…}, and it is increased depending on the number of the DSS channels. In other word, β depends on the maximum number of SD digits in the SD numbers.
The computational rules are derived as follows:
• The first step is to generate the intermediate product i p and the intermediate carry i u using Table( 2) [4] .
So, the following rule can be set as a logical rule in generating the P1 DDP plane: 
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The symbol ) ( ′ on the right top of the U refers to the shifting one position to the left for each number included in the planes.
Table (3):
QSD addition rules to generate w i and T i .
• During the third-step w i and T i are added to generate the partial product i pp according to the following newly derived equation using Table 4 . Figure ( 3) presents the optical implementation of the QSD array multiplier with the DDP plane representation method using basic optical tools such as: beam combiner (BC), beam splitter BS), mirrors, and spatial light modulators [14, 15] . In the first step, the intermediate product p i and intermediate carry u i are generated. These parameters are used in the second step which performs accumulation to generate the intermediate sum W i and carry T i . 1 , 2007 To simplify the optical implementation, one of the parameters in rules 4, 5 , and 6 is rewritten in terms of the other parameters as shown in eq. 9. 
Optical Implementation
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Simulation Results
Simulation computer programs have been built using C++ language to test the parallel optical QSD array multipliers based on DDP representation. Two 10× 2× 4 QSD arrays A and B will be used to test the proposed QSD array multiplier. T ′ DDP planes in the third step of the PP k generation part, the four QSD partial product arrays PP can be generated. Each one of the PP arrays has seven 10× 2× 8 DDP planes. Here, a single zero (β =1) must be padded in the MSB positions of each number included in the PP arrays to expand the DDP planes to 10× 2× 9 pixel resolution. Figure 5d shows the four PP arrays as 10× 2× 9 DDP planes.
At this moment, we have four PP arrays, each coded in seven10× 2× 9 DDP planes, 1 , 2007 (a) where the term ) (log 2 2 n Ο × determines the number of steps in the tree adder and the term (r-1) determines the number of steps in the partial product generation part.
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With assuming that τ =20ns, using SLMs with 5000× 5000 pixel resolution and 50 s µ response time specifications, we can get 38.4 Gbps QSD multiplier, all for multiplying 390000 pairs of 32-digit SD numbers simultaneously.
Conclusions
An optical design for parallel array QSD multipliers is presented. The proposed SD multipliers combine the DDP representation, parallel SD multiplication algorithms, and the DSS multiplication algorithm. The SD multiplier consists of two parts, the partial products generation and the partial products accumulation. Tree QSD adders are built to accumulate the partial products.
